TITLE: Highly Reliable And Low-Power Full Adder Cell

AUTHORS: W. Ibrahim, Azam Beg, and V. Beiu

PUBLICATION/VENUE: 2011 IEEE 9th International New Circuits and Systems Conference (NEWCAS), Jun 2011, pp. 500-503.


Full adders (FAs) are essential for digital circuits including microprocessors, digital signal processors, and microcontrollers. Both the power consumption and the reliability of FAs are crucial as they directly affect: arithmetic logic units, floating-point units, as well as memory address calculations. This paper studies the effect threshold voltage (VTH) variations play on the reliability of a classical 28- transistor FA, and shows that reliability can be enhanced without increasing the occupied area, and while also reducing power consumption. An enabling transistor sizing scheme is used to improve on reliability without increasing power consumption (as reducing and limiting currents). The proposed FA in 16nm predictive technology model (PTM) is significantly more reliable (six orders of magnitude in case of Cout, and three orders of magnitude in case of Sum at 10% input variations) and dissipates 38~ less than a classical FA, while being 6~ slower.


CITATIONS: Google | Yahoo